moved verilog source code in its own directory
initial commit - ported to vhdl
[synth] initial commit
[sim] added mem mapper test bench