Modified to generate regular verilog.