A small RISC processor, designed in Logisim and implemented on a Xilinx FPGA using VHDL