CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target