Initial checking of factorial_generation project - it's my student work for my SystemVerilog for Design class