Added regisgers to AXI Interconnects (both) to help timing