Added post: Concurrent & Sequential Statements in Verilog