find a bug in intel's doc, we are only using 32 bits of count in _mm256_srl_epi
merge manual code of simd_sll_256 and srl_256 into strategies.