Moved Verilog files to subdirectory in src and added C files