Make VHDL trace handling match simulation.
Fix cache BRAM estimation.