fixed some timing issues associated with the REG_write_data signal. This originated from time required to change bits in a MUX 8. Solution was to move the mux into the memery stage since the regfile is not clocked