v4l2 reference design based on ADI output pipeline and Xlnx TPG+VDMA input pipeline (phase 1).