Do not assume Memory is always 24MHz * X

DDR runs from the PLL5 and has several option to be configured, just as
factor N, M, P and K. This patch probes all those registers to determine
the clock.
Merge pull request #1 from oliv3r/master

Do not assume Memory is always 24MHz * X