PcieToAxiBridge: reads and writes of memory working

* have to include first word of write in the Master Write Request TLP
* fixed word and byte ordering
PCIe reads/writes both worked
include all txn types in tlp.vcd