Fixed incoming logic to match preview logic for realized state ready checks.