Multiple loads per thread and register reduction