clock divider circuit that reduces the frequency
of the input signal by a factor of 64.