[ghdl] added makefile
[vhdl] cleaned top and moved stuff in lut
[vhdl] renamed signal names
[pics] added top level
[logisim] created shift slice and top level
[pinout] changed pinout layout