chisel: Add simulation model of SSRAM.