added slow instruction memory, changed address bits

Changed instruction memory input size to 32-bits.
The partial address decoding is controlled internally.
This should make it easier to expand memory size
in the future.

Added a slow version of instruction memory.
This can be used along with a future cache implementation.