Working with much better VHDL design