TU Delft VHDL assignment Q4 - #7