Move shifts earlier and reduce widths a bit more.
Trim down the trig table to 16 bits.
Two ways to skin a cat...
TIG in groups of 10 seeing as how VHDL hates me.
No need to buffer the config were TIGing.
Clean-up; just discard some data instead of sleeping.
Implement enable flags for the RF units.