Changes in the code

1- When component is added componenttypes file is updated.
2- ReadConfig File exception is displayed.
3 - hbd, prm,template,tech and gbd files are called as
componenttypename+TCL_FPGA_Family,
4 - Unused variables are cleaned.
5 - When an existing operator or variable is attempted to add, message
is displayed.