chisel: Add minimal CpuInfo device and a port to set the core ID for generated Verilog code.