Clock test phase 5