Fixing model verification flow for FPGAs - yay!