rtl/soc: convert internal busses to wire-OR.

This eliminates a bit of logic and is preparation for when the data bus
is split into a cacheable data bus and non-cacheable peripheral bus.