Expose access delays.
Defining new design for a memory system