added verilog modules text file