Verilog implmementation first past