Verilog changes to support new chip in latest DE1