simulator: changed interrupts for branch instructions with 3 delay slots, added pipeline stall if ISR has to be fetched