revise load and access phases
implement asymmetric xdcr tests