chiselio: UART now seems to work in Verilog simulation.