Copy Verilog source files and all "included" dependencies.