Remove unnecessary files
Move VHDL ISE projects
Add Papilio SOC Schematic project