System level design-verilog code for 4 bit counter
 testbench for 4-bit counter