added std_logic and std_logic_vector stuff
fixed gensym for chip-inst
make slog-vec properly create its construct if a default value is specified
added functions for converting std_logic_vector <-> numeric_std <-> predefined