add VHDL and Verilog packages