genlib/cdc/MultiReg: output clock domain defaults to sys
fhdl/module: support clock domain remapping of submodules
genlib/fifo: simple synchronous FIFO