Refactor ram read/write access funcitons to specifically favor ram access...
access faults and io handled together as speed penalty not as noticable.

	modified:   simavr/sim/sim_fast_core.c