add source files for catapult; add rtl output to fpga
ignore output and project files