Verilog implementation of a DCPU-16 processor