Add initial circuit design with vhdl exercises