[tilegx] Fix a pipeline logic error.

  for the following instruction sequences:

    bne  r0, r2, exit
    addi r0, r0, -8 <--- delayslot

  old value of r0 in bne is used. so, when we
  rewrite this for TileGX, it's wrong to just
  place "addi" before "bne".