This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL