fhdl/verilog: support special lowering and overrides
genlib: clock domain crossing elements
examples/basic/psync: demonstrate the new features