Added accumulator, x and y registers
Fleshed CPU constructor to set defaults on registers implemented so far
Fixed up incomplete instruction header so its valid
Merge branch 'master' of github.com:sparksalot/miNES
Merged more simulatenously-developed CPU stuff