Merge some RTL patterns
Leverage *W not caring about upper 32 input bits
Fix mul/div cost model
partially support hwacha isa changes