Here are several basic modules for the design of an risc cpu.The task is not completed. I'll let it to be continue.
Only append a little code at the end of the state_machine module.
Merge branch 'master' of https://github.com/BookTea/RISC_CPU