Fix #8

The assumption was being made that the interrupts were to be sent to a
CPU core with APIC ID 0. Sometimes the computer can have different APIC
values. For instance, the AMD system starts at APIC ID 32.