A pipeline design of MIPS CPU