A ZPU-based test rig for the SDRAM on FPGA dev boards