Add pipelined control for fetch stage.
Add control for WB stage of pipelined processor.