Wrong signal names in Verilog...
Remove double instantiation.
More Verilog errors...
Verilog errors...