cleanup of compile output.
added Verilog output file to build.