simulating instruction and data cache separately