Integration of HDL designs by emulating access wich regards their interface.