complete rework into SRAM/FIFO-based decoders instead of DDR3 ones, and a full programming testcase without Ethernet
fixed polarity of PHY RESET
changed rounding mode to optimize design
massive fixes and improvements across the board. successful run in hardware with 1024 integrators in real time
Merge branch 'sram'