SystemVerilog and UVM examples