Correct size of memory array in Verilog output.