Almost completely fixed the sampling phase and period. Need to add delays to certain branches of ADC loop.