Added a second port to SCB_DDR, and created another AXI bus. Hooked hline_pcore to P1. Works...I'm surprised.
P0 has 75% more time than P1 by our priority timescheme.
Visible speedup on wasd elevator despite inefficient read/write of pcore...or maybe it's placebo.