This repository is created by ani. It keeps the code written in Verilog HDL to design an RISC CPU.