MIPS Pipeline in Verilog