A CPU that could read a subset of the Mips Instruction Set Architecture and process the instructions with pipelining.